

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of:

Hiroyuki MIZUNO et al.

Appln. No.

Filed: Herewith

For: SEMICONDUCTOR DEVICE

\* \* \*

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450


Sir:

Applicants wish to make of record the documents cited in prior Application No. 10/149,221 filed June 10, 2002, whether cited by Applicants or by the Patent Office. The documents are listed on the attached Form PTO-1449.

Respectfully submitted,

MWS:lmb:jb

Miles & Stockbridge P.C.  
1751 Pinnacle Drive  
Suite 500  
McLean, Virginia 22102-3833  
(703) 903-9000

By:   
Mitchell W. Shapiro  
Reg. No. 31,568

January 6, 2004

<b>FORM PTO-1449</b>				<b>Atty. Docket No.</b> XA-9673A		<b>Appln. No.</b>	
<b><u>LIST OF DOCUMENTS CITED BY APPLICANT</u></b>							
				<b>Applicant</b> Hiroyuki MIZUNO et al.			
				<b>Filing Date</b> HEREWITH		<b>Group</b>	
<b>U.S. PATENT DOCUMENTS</b>							
<b>Examiner Initial</b>		<b>Document Number</b>	<b>Date</b>	<b>Name</b>	<b>Class</b>	<b>Sub-class</b>	<b>Filing Date</b>
	AA	4,973,864	11/90	Nogami	307	530	
	AB	5,854,562	12/98	Toyoshima et al.	327	55	
	AC	5,386,394	1/95	Kawahara et al.	365	208	
	AD	5,526,313	1/96	Etoh et al.	365	205	
	AE	5,457,657	10/95	Suh	365	205	
	AF	4,777,625	10/88	Sakui et al.	365	207	
	AG	5,274,598	12/93	Fujii et al.	365	205	
	AH	5,495,440	2/96	Asakura	365	149	
	AI	5,917,745	6/99	Fujii	365	63	
	AJ	5,978,255	11/99	Naritake	365	149	
	AK	5,995,403	11/99	Naritake	365	63	
<b>FOREIGN PATENT DOCUMENTS</b>							
<b>Examiner Initial</b>		<b>Document Number</b>	<b>Date</b>	<b>Country</b>	<b>Class</b>	<b>Sub-class</b>	<b>Translation</b>
	AL	5-109272	4/30/93	JAPAN			abstract
	AM	64-1195	1/5/89	JAPAN			abstract
	AN						
	AO						
	AP						
<b>OTHER</b> (including author, title, date, pertinent pages, etc.)							
	AQ	Lee, K-C., et al., "Low Voltage High Speed Circuit Designs for Giga-bit DRAMs", 1996 Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 104-105.					
	AR	Itoh, Kiyoo, VLSI Memory Design, Baifukan, 1994, pp. 162-163.					
	AS						
<b>Examiner</b>				<b>Date Considered</b>			
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.							